

Consulta

Esta folha pode ser consultada durante a prova, porém em hipótese alguma pode ser destacada do todo.

TxCTL	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TASSEL		ID		MC			TACLRL	TAIE	TAIFG

TxCCTLn	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CM		CCIS	SCS	SCCI		CAP		OUTMOD		CCIE	CCI	OUT	COV	CCIFG

TASSEL – Source Select (TACLK,ACLK,SMCLK,INCLK) , **ID** – Input divider (1,2,4,8)

MC – Mode Control (HOLD,UP,CONTINUOUS,UPDOWN)

CM – Capture Mode (0: No Capture, 1: rising edge, 2: falling edge, 3: both)

CCIS – Capture/Compare Input Select (0: CCIA, 1:CCIB, 2: GND, 3: VDD)

SCS – Synchronous capture, **CCI** – Capture Input, **SCCI** – Synchronized CCI,

CCIE –Interrupt Enable, **CCIFG** – Interrupt Flag,

CAP – Capture Mode (0: Compare, 1: Capture), **COV** – Capture Overflow

OUTMOD – Output mode (N: Evento em CCRN / evento em CCR0)

(0: OUT bit, 1: Set, 2: T/R, 3: S/R, 4: Toggle, 5: Reset, 6: T/S, 7: R/S), **OUT** – Output bit no OUTMOD = 0.

TAXIV– (02) CCR1, (04) CCR2, (06) CCR3, (08), CCR4, (0A) CCR5, (0C) CCR6, (0E) Overflow

PxIV – Interrupt Vector – (02) Px.0, (04) Px.1, ..., (0E) Px.6, (10) Px.7, **PxIE** – Interrupt Enable

PxIES – Interrupt Edge Select 0: Flanco de subida, 1: Flanco de descida, **PxIFG** – Interrupt Flag

PxOUT – Output (PxDIR=1) Pull-up/down selector (PxDIR=0) 0: pull-down, 1: pull-up **PxIN** – Input

PxDIR – Direction 0: input, 1: output, **PxREN** – Pull-up/down Resistor Enable, **PxDS** – Drive Strength (até 15mA), **PxSEL** – Pin Select 0: GPIO; 1: Periférico

Pino	PSEL = 1 (In/Out)	Pino	PSEL = 1 (In/Out)	Pino	PSEL = 1
P1.0	TA0CLK/ACLK	P3.0	B0:MOSI SDA	P5.0	A8
P1.1	TA0.0	P3.1	B0:MISO SCL	P5.1	A9
P1.2	TA0.1	P3.2	B0:CLK STE	P5.2	XT2IN
P1.3	TA0.2	P3.3	A0:TX MOSI	P5.3	XT2OUT
P1.4	TA0.3	P3.4	A0:RX MISO	P5.4	XIN
P1.5	TA0.4	P3.5	TB0.5	P5.5	XOUT
P1.6	TA1CLK/CBOUT	P3.6	TB0.6	P5.6	TB0.0
P1.7	TA1.0	P3.7	TB0OUTH/SVMOUT	P5.7	TB0.1
P2.0	TA1.1	P4.0	(PMAP)B1:STE A1:CLK	P6.0	A0
P2.1	TA1.2	P4.1	(PMAP)B1:MOSI SDA	P6.1	A1
P2.2	TA2CLK/SMCLK	P4.2	(PMAP)B1:MISO SCL	P6.2	A2
P2.3	TA2.0	P4.3	(PMAP)B1:CLK A1:STE	P6.3	A3
P2.4	TA2.1	P4.4	(PMAP)A1:TX MOSI	P6.4	A4
P2.5	TA2.2	P4.5	(PMAP)A1:RX MISO	P6.5	A5
P2.6	RTCCLK/DMAE0	P4.6	(PMAP) None	P6.6	A6
P2.7	UB0STE/UCA0CLK	P4.7	(PMAP) None	P6.7	A7

Possibilidades do pino 4: MCLK, TB0.[0:7], USCI A1 e B1,

Posição das interrupções na tabela de ISRs: RESET (63), SNMI (62), UNMI (61), Comp B (60), TB0_CCR0 (59), TB0_CCRN (58), WDT (57) UCA0 (56), UCB0 (55), ADC (54), TAO_CCR0 (53), TAO_CCRN (52), USB (51), DMA (50), TA1_CCR0 (49), TA1_CCRN (48), P1 (47), UCA1 (46), UCB1 (45), TA2_CCR0 (44), TA2_CCRN (43), P2 (42), RTC (41).